Switching and amplifying characteristics of a newly developed monolithic InGaAs Active Pixel Imager Array are presented. The sensor array is fabricated from InGaAs material epitaxially deposited on an InP substrate. It consists of an InGaAs photodiode connected to InP depletion-modejunction field effect transistors (WETs) for low leakage, low power, and fast control of circuit signal amplifying, buffering, selection, and reset. This monolithically integrated active pixel sensor configuration eliminates the need for hybridization with silicon multiplexer. In addition, the configuration allows the sensor to be front illuminated, making it sensitive to visible as well as near infrared signal radiation. Adapting the existing 1 .55 tm fiber optical communication technology, this integration will be an ideal system of optoelectronic integration for dual band (Visible/IR) applications near room temperature, for use in atmospheric gas sensing in space, and for target identification on earth. In this paper, two different types of small 4x1 test arrays will be described. The effectiveness of switching and amplifying circuits will be discussed in terms of circuit effectiveness (leakage, operating frequency, and temperature) in preparation for the second phase demonstration of integrated, two-dimensional monolithic InGaAs active pixel sensor arrays for applications in transportable shipboard surveillance, night vision, and emission spectroscopy.
INTRODUCTION
Continued efforts to combine the InGaAs PIN photodiode detector technology on InP substrate with the laP WET technology'2 were made. The monolithically integrated sensor array with active pixel readout technology has been recognized as the future space mission technology of a miniaturized smart imaging system. This array eliminates the need for hybridization with a separate silicon readout chip. The Jet Propulsion Laboratory has been working with Sensors Unlimited of Princeton, New Jersey to produce such a sensor for a low leakage, low power mobile imaging system. This monolithic sensor array is front-illuminated, providing near-IR to visible response. It largely eliminates the problem of the high charge transfer efficiency, allowing the construction of large yet highly reliable Infrared focal plane arrays (JR FPAs). It can make use of high electron mobility at near room temperature inherent in InP WETs to enable readout speeds unobtainable in a silicon readout.
Part of the SPIE Conference on Optoelectronic Integrated Circuits Ill JR FPAs have a wide range of industrial, scientific, and military applications.3'4 In general, an JR FPA consists of an array of infrared-sensitive photodetectors and associated readout electronics capable of converting, amplifying, buffering and multiplexing the signal charge from detector arrays. In a typical JR FPA array, the detector is fabricated from a narrower bandgap film in a 111-V or JJ-VJ material. For example InGaAs is epitaxially deposited on the front surface of a wider bandgap substrate, such as JnP. This diode array chip is then "flipped" and bump-bonded with the patterned surface down, and the substrate up to a separate readout chip. This readout chip is almost always formed from silicon CMOS because of the high maturity of this silicon technology. Silicon circuits of great complexity can easily be designed and simulated since highly sophisticated design tools are available for this purpose. Commercial foundries are available to produce the chips at a relatively low cost with high yield. This hybrid structure, consisting of a diode array chip bump-bonded to a silicon CMOS readout, has worked well and has been exploited in JR FPA5 spanning the wavelength ranges from 100 to 1 tm.
However, this approach is not without its problems, and there is a need to explore alternatives. First, the hybridization adds steps to the sensor fabrication sequence that are expensive and sometimes challenging. Second, the coefficient of thermal expansion (CTE) of silicon is anomalous with respect to virtually every other semiconducting materials system. Since JR FPAs usually must be cooled for optimum performance (in order to reduce dark current), this difference in CJE causes a mismatch in the thermal expansion between the detector and readout chips, straining the electrical bonds between the chips. While the use of soft indium bumps has helped accommodate this strain, the CTE mismatch limits array sizes and reduces reliability, if thermal cycling is involved.
Perhaps more importantly, the standard hybrid approach is necessarily a back-illuminated design, and incoming optical radiation must pass through the substrate of the detector array. The bandgap of the substrate material then sets the short wavelength cut-off of the detector unless the substrate can be removed after hybridization. Jn sensors where removing the substrate is not cost-effective or practical, the hybrid approach severely limits the wavelength range of sensitivity.
Several developments in electro-optics have occurred that can be leveraged to take a new approach to JR-FPA structure. First, InGaAs sensors on InP substrates have been developed as an alternative to shorter wavelength HgCdTe. JnGaAs provides a barrier equal to the full bandgap, as opposed to the midgap barrier in a metal gate transistor MESFE5 This greater barrier provides a wider logic swing for digital logic as well as reduced gate leakage for analog circuits. InGaAs, with a cut-off wavelength of 1.7 tm, is lattice-matched to laP and has been used to make high quality area arrays. By using superlattice techniques to relieve the strain due to lattice mismatch, strain relaxed detectors of pure InAs on JnP have also been demonstrated. These extend the cutoff wavelength to approximately 2.5jim. JnGaAs photo-detectors with JnGaAs WETs on InP have also been developed, principally for high speed communication applications.
An active pixel image sensor of JnGaAs PiN which is monolithically integrated on an JnP JFET was described' elsewhere as an image sensor that has one or more active transistors within the pixel unit cell. This is in contrast to a passive pixel approach that uses a simple switch to connect the pixel signal charge to the column bus capacitance. Active pixel sensors have demonstrated lower noise readout, improved scalability to large array formats, and higher speed readout compared to passive pixel sensors. Jn order to utilize these advantages of the active pixel sensors however, the technology should be further improved in its stability of the circuits as well as its fill factors prior to its application to space mission systems.
Jn this paper, we examine the reliability of the monolithically integrated JnGaAs PIN diode sensor array with JnP JFETs readout electronics. Individual discrete devices (the JnGaAs PIN photodiodes and JnP JFETs) have been redesigned, fabricated and characterized for improve of the pixel fill factor. These were followed by the development of prototype test cells consisting of the readout electronics for a single pixel. Very small prototype arrays (1x4 and 4x4 format) have been made by combining cells, using integrated select transistors to allow multiplexing. The switching stability of these sensors is discussed relating to the profile of the zinc diffused p gate layer. The success of the metal contact covering JnP PIN mesa photodiodes to the switching JFETs is described in terms of the fabrication technology of planarizing of the polyimide over the PIN mesa structure prior to the processes of gold plating and ion milling.
EXPERIMENTAL PROCEDURES
Test circuits needed to construct visible and near infrared signal processing were redesigned, fabricated, and characterized using a test vector generator, a semiconductor parameter analyzer, and a lock-in amplifier. The cross-section, as shown in Figure 1 , was based on InGaAsIInP PIN mesa diode of a height, 1.8 jim above the InP JFET platform level, applied for the focal plane array. 4 A Be-doped (1018 cm3, thickness=400nm) p-InP JFET backing layer was grown onto the surface of (100) InP: Fe semiinsulating substrate using gas source molecular beam epitaxy. An S-doped (5x10'6cm3, thickness=l.0 jim) n-InP channel and contact layer (5.5x10'7 cm3, thickness=lOOnm) were grown for the discrete JFET control. The n-InP contact layer was followed by a thick (1.5 jim) InGaAs detector absorption layer (n<1.5x10'6cm3) and a thick (300nm) n-InP cap layer (2x10'6 cm3) in succession for the completion of the PIN photodiode structure. The p-InP of the PIN photodiode contact layer and the pf isolation region around the perimeter of the JFETs were fabricated in a sealed ampoule diffusion at 500°C using Zn2As3 as the source. The InP n-channel was completely surrounded by p-type regions formed by a p layer under the channel and a p wall surrounding the device perimeter. In this configuration, the depletion region pinches off the channel from both top and bottom, thereby decreasing the switching voltage by a factor of two as compared with a conventional JFET with a single gate p-n junction. There were no exposed p-n junctions.4 Thus any surface leakage from the sidewall of the JFET mesa was eliminated.
Step Figure 4a ). The detectivity of the hybrid InGaAs focal plane arrays (FPAs) was reported to be at least two orders of magnitude higher than that of the I-lgCdTe FPAs at room temperature. However, less than 20% of the array was functional. Furthermore, the voltage swing of some failed converters appeared to be too small to utilize the component for the readout circuits (Figure 4a ). Figure 4b shows another device test result. The voltage swing of some failed was improved more than order of two (2) 
SUMMARY
Excellent characteristics of the redesigned high fill factor InGaAs PIN integrated with WETs SF1) have been achieved for the discrete components needed to construct the monolithic InGaAs PINIInP WET readout circuits. Fully monolithic visible/near-infrared 1 x 4 active pixel sensors were redesigned and fabricated for the improvement of the switching action and fill factors. In this layout InGaAs photodiode detectors can be individually controllable at each pixel level by biasing the gates of lap JFETs with a minima! voltage. However, the stability of the circuit contacts should be improved further prior to the actual space applications of these sensors. The critical variable of the readout circuits appeared to be the dopant distribution of the p ga layer of the JFET switch. The step formation mechanism of the p gate dopants of this material was discussed in terms of diffusion element, temperature, and duration. However, the metal interconnects through and on the polyimide multilayers should be further improved to raise the device reliability.
FUTURE DIRECTIONS
To find a better method of connecting non-planar solid state electronic components, we looked to the work currently being used in the GaAs IC and the InP heterojunction bipolar technology. Following the path of previously developed technology, solving this interconnect problem within the relatively short time is the remaining goal for this project.
The new, proposed interconnect system improves the surface planarization of the devices and employs a plating technique for depositing the interconnects instead ofusing photo-lift-off. The new process proceeds as follows:
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